In the Claims

This listing of claims will replace all prior listings, and versions, of claims in the application.

(Currently Amended) A liquid crystal display, comprising:

a plurality of first, second, and third gate lines transmitting scanning signals provided on a first, a second, and a third areasarea, respectively, wherein one of the first gate lines and one of the third gate lines are simultaneously scanned and thethe first gate lines are sequentially scanned while the third gate lines are sequentially scanned, after which the second gate lines are sequentially scanned.

a plurality of pairs of first and second data lines transmitting data voltages, each pair

ofhaving its first and second data lines separated from each other at a

disconnection disconnection point; and

a plurality of pixels connected to <u>at least one of</u> the gate lines and <u>at least one of</u> the data lines[[,]] <u>and</u> arranged in a matrix, <u>and the pixels</u> including a plurality of first, second, and third pixels provided on the first, the second, and the third areas, respectively,

wherein the disconnections disconnecting points of the pairs of first and the-second data lines are randomly distributed on the second area:

wherein the first, second, and third gate lines are parallel to one another; and wherein same data voltages are provided on the data lines of each pair while the respective second gate lines are seanned.

2-3. (Canceled)

- 4. (Original) The liquid crystal display of claim 1, wherein the number of the first gate lines is equal to the number of the third gate lines, and the second area is disposed between the first area and the third area.
- (Original) The liquid crystal display of claim 4, wherein the scanning directions for the first, the second, and the third gate lines are the same.

(Original) The liquid crystal display of claim 1, further comprising:

first and second data drivers applying the data voltages to the first and the second data lines, respectively;

a gate driver applying the scanning signals to the first, the second, and the third gate lines; and

a memory storing image data corresponding to the data voltages and supplying the image data to the first and the second data drivers.

- 7. (Original) The liquid crystal display of claim 6, wherein the image data are written in the memory in synchronization with a write clock and are read in synchronization with a read clock having a frequency substantially half of a frequency of the write clock.
- 8. (Original) The liquid crystal display of claim 6, wherein the image data for the first pixels and the third pixels are supplied to the first data driver and the second data driver, respectively, and the image data for the second pixels are supplied to both the first and the second data drivers.

(Canceled)

- 10. (Original) The liquid crystal display of claim 6, wherein the number of the first gate lines is equal to the number of the third gate lines, and the second area is disposed between the first area and the third area.
- 11. (Original) The liquid crystal display of claim 10, wherein the scanning directions for the first, the second, and the third gate lines are the same.
- 12. (Currently Amended) A method of driving a liquid crystal display including a plurality of first, second, and third gate lines transmitting scanning signals provided on a first, a second, and a third areasarea, respectively, the first gate lines being sequentially scanned while the third gate lines are sequentially scanned, after which the second gate lines are sequentially scanned, a plurality of pairs of first and second data lines, the data lines of each

<u>nair</u> transmitting data voltages and separated from each other at a <u>plurality of disconnections disconnecting point randomly distributed on the second area</u>, and a plurality of pixels connected to <u>at least one of the gate lines and at least one of the data lines and arranged in a matrix, the pixels including a plurality of first, second, and third pixels provided on the first, the second, and the third areas, respectively, the method comprising:</u>

sequentially applying scanning signals to the first gate lines and while the third gate lines in pairs at the same timeare sequentially scanned;

applying data voltages for **theeach** first **pixelspixel** and **theeach** third **pixelspixel** to the **respective** first data lines and **the** second data lines, **respectively**;

after the applying data voltages for each first pixel and each third pixel, sequentially applying scanning signals to the second gate lines; and

applying <u>same</u> data voltages for <u>theeach</u> second <u>pixelspixel</u> to both the <u>respective</u> first and <u>the</u> second data lines.

- 13. (Original) The method of claim 12, wherein the application of scanning signals to the second gate lines is performed after the application of scanning signals to the first gate lines and the third gate lines.
 - 14. (Original) The method of claim 12, further comprising:

writing image signals corresponding to the data voltages into a memory in synchronization with a write clock;

reading out the image signals for the first and the third pixels in synchronization with a read clock;

converting the read-out image signals for the first and the third pixels into the data voltages;

reading out the image signals for the second pixels in synchronization with the read clock; and

converting the read-out image signals for the second pixels into the data voltages.

 (Original) The method of claim 14, wherein the read clock has a frequency substantially equal to half of a frequency of the write clock.